Jitter Comparison Analysis: APEX 20KE PLL vs. Virtex-E DLL

ثبت نشده
چکیده

High-speed signaling is very sensitive to jitter. As signals toggle faster and faster, tighter restrictions fall on the signal transmitter and receiver. In many high-speed data applications, the clock edge must fall within a tight margin of time to capture data correctly. The more jitter in a system, the more often the clock edge will fall outside the margin. The frequency of clock edge deviations from the acceptable margin translates to the system’s bit error rate (BER). Figure 1 shows a schematic representation of clock jitter.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

ANALYSIS OF DELAY LOCKED LOOP USED IN DRAM INTERFACE FOR HIGH SPEED IN MHz RANGE OF FREQUENCY

The proposed architecture is an all-digital delayand phase-locked loops circuit, which has several advantages, namely, it does not have the jitter accumulation issue that is normally encountered in analog DLL/PLL and can be adapted easily for different FPGA families as well as implemented as an integrated circuit ability of DLLs and PLLs to provide fixed timing relationships lets component manu...

متن کامل

Low-Jitter Clock Multiplication: A Comparison Between PLLs and DLLs

This paper shows that, for a given power budget, a practical phase-locked loop (PLL)-based clock multiplier generates less jitter than a delay-locked loop (DLL) equivalent. This is due to the fact that the delay cells in a PLL ring-oscillator can consume more power per cell than their counterparts in the DLL. We can show that this effect is stronger than the notorious jitter accumulation effect...

متن کامل

Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques

Delay-locked loop (DLL) and phase-locked loop (PLL) designs based upon self-biased techniques are presented. The DLL and PLL designs achieve process technology independence, fixed damping factor, fixed bandwidth to operating frequency ratio, broad frequency range, input phase offset cancellation, and, most importantly, low input tracking jitter. Both the damping factor and the bandwidth to oper...

متن کامل

Low Jitter Low Power Phase Locked Loops Using Sub - Sampling Phase Detection

A periodic clock signal is required in many ICs. These clocks are for instance used to define the sampling moments in data converters; to up-convert and down-convert the wanted signals in wireless transceivers and to synchronize the data flow in wireline and optical serial data communication links. The clock timing/phase accuracy affects the overall system performance and therefore a clock gene...

متن کامل

Dual Edge Triggered Phase Detector for DLL and PLL Applications

An ASIC design of Dual Edge Triggered Phase Detector(DET PD) for Delay locked loop(DLL) and Phase locked loop(PLL) applications is proposed in this paper.The proposed DET PD has high locking speed and less jitter. The designs are based on TSPC flip flop logic, which overcomes the issue of narrow capture range. The Double edge triggered phase detector dissipates less power than conventional desi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001